
AD5570
Rev. 0 | Page 14 of 24
TEMPERATURE (°C)
B
–40
–10
–9
–8
–7
–6
–5
–4
0
–1
–3
–2
100
80
60
40
20
0
–20
120
0
V
DD
/V
SS
= ±12V
V
DD
/V
SS
= ±15V
REFIN = 5V
Figure 24. Bipolar Zero Error vs. Temperature
TEMPERATURE (°C)
G
–40
–10
–8
–6
–4
–2
0
2
10
0
4
6
100
80
60
40
20
0
–20
120
0
V
DD
/V
SS
= ±12V
V
DD
/V
SS
= ±15V
REFIN = 5V
Figure 25. Gain Error vs. Temperature
V
LOGIC
(V)
I
D
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
3.75
3.80
3.85
3.90
3.95
4.00
4.05
4.10
4.15
5.0
0
T
= 25°C
REFIN = 5V
15V SUPPLIES
DECREASING
INCREASING
12V SUPPLIES
INCREASING
DECREASING
Figure 26. Supply Current vs. Logic Input Current for SCLK, SYNC, SDIN,
and LDAC Increasing and Decreasing
–10.0
–4.0
–6.0
–8.0
4.0
2.0
0
–2.0
11.0
10.0
8.0
6.0
1
μ
s/DIV
V
DD
= +15V
V
= –15V
REFIN = 5V
T
A
= 25°C
0
Figure 27. Settling Time
CAPACITANCE (nF)
T
μ
s
0
1
2
3
4
5
6
7
8
9
0
5
10
15
20
25
30
35
40
9.4
0
T
= 25°C
REFIN = 5V
V
DD
/V
SS
= ±12V
V
DD
/V
SS
= ±15V
Figure 28.14-Bit Settling Time vs. Load Capacitance
SINK CURRENT (mA)
SOURCE CURRENT (mA)
O
–10
–8
–6
–4
–2
0
2
4
6
8
9.9952
9.9955
9.9958
9.9961
9.9964
9.9967
9.9970
9.9973
9.9976
9.9979
9.9982
9.9985
9.9988
9.9991
9.9994
9.9997
10.0000
10
0
15V SUPPLIES
12V SUPPLIES
T
= 25°C
REFIN = 5V
Figure 29. Source and Sink Capability of Output Amplifier
with Full Scale Loaded